SC4215A Very Low Input /Very Low Dropout 2 Amp Regulator With Enable

POWER MANAGEMENT

Description

The SC4215A is a high performance positive voltage regulator designed for use in applications requiring very low input voltage and very low dropout voltage at up to 2 amperes. It operates with a Vin as low as 1.4V, with output voltage programmable as low as 0.5V. The SC4215A features ultra low dropout, ideal for applications where Vout is very close to Vin. Additionally, the SC4215A has an enable pin to further reduce power dissipation while shut- down. The SC4215A provides excellent regulation over variations in line, load and temperature.

The SC4215A is available in the SOIC-8-EDP (Exposed Die Pad) package. The output voltage can be set via an external divider or to fixed settings of 0.5V and 1.2V depending on how the FB pin is configured.


Features

- Input Voltage as low as 1.4V
- ◆ 400mV dropout @ 2A
- ◆ Adjustable output from 0.5V
- Over current and over temperature protection
- Enable pin
- ◆ 10µA quiescent current in shutdown
- Full industrial temperature range
- Available in SOIC-8-EDP Lead-free package, fully WEEE and RoHS compliant

Applications

- ◆ Telecom/Networking cards
- ◆ Motherboards/Peripheral cards
- Industrial applications
- Wireless infrastructure
- Set top boxes
- Medical equipment
- Notebook computers
- Battery powered systems

Typical Application Circuits





Absolute Maximum Ratings

Exceeding the specifications below may result in permanent damage to the device, or device malfunction. Operation outside of the parameters specified in the Electrical Characteristics section is not implied.

Parameter	Symbol	Max	Units
Vin, EN, Vo, FB to GND		7	V
Power Dissipation	P _D	Internally Limited	W
Thermal Resistance Junction to Ambient (1)	θ_{JA}	36	°C/W
Thermal Resistance Junction to Case (1)	θ_{JC}	5.5	°C/W
Storage Temperature Range	T _{STG}	-65 to +150	°C
Peak IR Reflow Temperature (10s to 30s)	T _P	260	°C
ESD Rating (Human Body Model) (2)	V _{ESD}	2	kV

Notes:

- (1) Calculated from package in still air, mounted to 3" x 4.5", 4 layer FR4 PCB with thermal vias under the exposed pad per JESD51 standards.
- (2) Tested according to JEDEC standard JESD22-A114-B.

Recommended Operating Conditions

Performance is not guaranteed if the conditions below are exceeded.

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Supply Voltage Range $V_{_{\rm I\!N}}$			1.40		6.0	V
Ambient Temperature Range	T _A		-40		105	°C
Junction Temperature Range T _J			-40		125	°C
Max. Output Current	OUTMAX		0		2	Α

Electrical Characteristics

Unless specified: V_{EN} = V_{IN} , V_{FB} = V_{O} , V_{IN} = 1.40V to 6.0V, I_{O} = 10 μ A to 2A, T_{A} = 25° C. Values in **bold** apply over the full operating temperature range.

Parameter Symbol		Test Conditions		Тур	Max	Units
VIN						•
Quiescent Current	lα	V _{IN} = 3.3V, I _O = 0A			3	mA
		V _{IN} = 6.0V, V _{EN} = 0V		10	50	μA
vo						
Output Voltage(1)		$V_{IN} = V_{O} + 0.5V, I_{O} = 10mA$	20/		.00/	
(Fixed Voltage, V _{FB} = 0)	V _o	$V_{IN} = 1.8V, I_{O} = 0.8A, 0^{\circ}C \le T_{J} = T_{A} \le 85^{\circ}C$	-2%	Vo	+2%	V
		$1.40V \le V_{ N} \le 6.0V, I_{O} = 10mA$	-3%		+3%	
Line Regulation ⁽¹⁾	REG _(LINE)	I _o = 10mA		0.2	0.4	%/V
Load Regulation ⁽¹⁾	REG _(LOAD)	I _o = 10mA to 2A	I _o = 10mA to 2A 0.5 1.5		%	



Electrical Characteristics (Cont.)

Unless specified: $V_{EN} = V_{IN}$, $V_{FB} = V_{O}$, $V_{IN} = 1.40 V$ to 6.0V, $I_{O} = 10 \mu A$ to 2A, $T_{A} = 25^{\circ}$ C. Values in **bold** apply over the full operating temperature range.

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
VO (Cont.)						
Dropout Voltage(1)(2)		I ₀ = 1A		90	400	mV
		$I_{0} = 1A, 1.6V \le V_{IN} \le 6.0V$			200	
	V _{DO}	I ₀ = 1.5A		200	500	mV
		I_{\odot} = 1.5A, 1.6V $\leq V_{N} \leq 6.0V$			300	
		$I_{o} = 2A, V_{o} = V_{IN} -0.6V$		300	600	mV
		$I_{O} = 2A, 1.6V \le V_{IN} \le 6.0V$			400	
Minimum Load Current(3)(4)	I _o				10	μA
Current Limit ⁽⁴⁾	I _{CL}		2.1	3	4.4	А
Feedback			'			
Reference Voltage(1)	V _{REF}	$V_{IN} = 3.3V, V_{FB} = V_{OUT}, I_{O} = 10 \text{mA}$	0.495	0.5	0.505	V
			0.490		0.510	
Feedback Pin Current ⁽⁴⁾	I _{ADJ}	$V_{FB} = V_{REF}$		80	200	nA
Feedback Pin Threshold ⁽⁵⁾	V _{TH(FB)}		0.05	0.16	0.40	V
EN						
Enable Pin Current	I _{EN}	$V_{EN} = 0V, V_{IN} = 3.3V$		1.5	10	μA
Enable Pin Threshold	V _{IH}	V _{IN} = 3.3V	1.6			V
	V _L	V _{IN} = 3.3V			0.4	
Over Temperature Protect	ion		•	•	•	•
High Trip level	T _{HI}			160		°C
Hysteresis	T _{HYST}			10		°C

Notes:

- (1) Low duty cycle pulse testing with Kelvin connections required.
- (2)
- $V_{_{DO}} = V_{_{IN}} V_{_{O}}$ when $V_{_{O}}$ decreases by 1.5% of its nominal output voltage with $V_{_{IN}} = V_{_{O}} + 0.8V$. Required to maintain regulation. Voltage set resistors R1 and R2 are usually utilized to meet this requirement. (3)
- (4) Guaranteed by design.
- When V_{FB} exceeds this threshold, the "Sense Select" switch disconnects the internal feedback chain from the error (5)amplifier and connects V_{FB} instead.




Ordering Information

Part Number	Package	Temp. Range (T _J)	
SC4215ASTRT ⁽¹⁾⁽²⁾	SOIC-8-EDP	-40 to +125°C	
SC4215AEVB	Evaluation Board		

Notes:

- (1) Only available in tape and reel packaging. A reel contains 2500 devices.
- (2) Lead-free product. This product is fully WEEE and RoHS compliant.

Pin Configuration




Pin Descriptions

Pin #	Pin Name	Pin Desciption
2	EN	Enable Input. Pulling this pin below 0.4V turns the regulator off, reducing the quiescent current to a fraction of its operating value. The device will be enabled if this pin is left open. Connect to VIN if not being used.
3	VIN	Input voltage. For regulation at full load, the input to this pin must be between (VO+ 0.5V) and 6.0V. Minimum VIN = 1.4V. A large bulk capacitance should be placed closely to this pin to ensure that the input supply does not sag below 1.4V. Also a minimum of 4.7uF ceramic capacitor should be placed directly at this pin.
6	VO	The pin is the power output of the device. A minimum of 10uF capacitor should be placed directly at this pin.
7	FB	When this pin is grounded, an internal resistor divider sets the output voltage to 1.2V. If connected to the Vo pin, the output voltage will be set at 0.5V. If external feedback resistors are used, the output voltage will be (See Application Circuits on page 1): $VO = \frac{0.5(R1+R2)}{R2} Volts$
8	GND	Reference ground. The GND pin and the exposed die pad must be connected together at the IC pin.
1,4,5	NC	No Connection.
	THERMAL PAD	Pad for heatsinking purposes. Connect to ground plane using multiple vias.




Block Diagram








Typical Characteristics







Applications Information

Introduction

The SC4215A is intended for applications where high current capability and very low dropout voltage are required. It provides a very simple, low cost solution that uses very little PCB real estate. Additional features include an enable pin to allow for a very low power consumption standby mode, and a fully adjustable output.

Component Selection

Input capacitor: A large bulk capacitance $\geq 10\mu\text{F/A}$ (output load) should be closely placed to the input supply pin of the SC4215A to ensure that Vin does not sag below 1.4V. Also a minimum of 4.7 μ F ceramic capacitor is recommended to be placed directly next to the Vin pin. This allows for the device being some distance from any bulk capacitance on the rail. Additionally, input droop due to load transients is reduced, improving load transient response. Additional capacitance may be added if required by the application.

Output capacitor: A minimum bulk capacitance of $\geq 10 \mu F/A$ (output load), along with a $0.1 \mu F$ ceramic decoupling capacitor is recommended. Increasing the bulk capacitance will improve the overall transient response. The use of multiple lower value ceramic capacitors in parallel to achieve the desired bulk capacitance will not cause stability issues. Although designed for use with ceramic output capacitors, the SC4215A is extremely tolerant of output capacitor ESR values and thus will also work comfortably with tantalum output capacitors.

Noise immunity: In very electrically noisy environments, it is recommended that $0.1\mu F$ ceramic capacitors be placed from IN to GND and OUT to GND as close to the device pins as possible.

Internal voltage selection: By connecting the FB pin to GND, an internal resistor divider will regulate the output voltage to 1.2V.

If the FB pin is connected directly to the VO pin, the output voltage will be regulated to the 0.5V internal reference.

External voltage selection resistors: The use of 1% resistors, and designing for a current flow \geq 10µA is recommended to ensure a well regulated output (thus R2 \leq 50k Ω).

Enable: Pulling this pin below 0.4V turns the regulator off, reducing the quiescent current to a fraction of its operating value. A pull up resistor up to 400kOhms should be connected from this pin to the VIN pin in application where supply voltages of Vin < 1.9V are required. For applications with higher voltages than 1.9V, EN pin could be left open or connected to VIN.

Thermal Considerations

The power dissipation in the SC4215A is approximately equal to the product of the output current and the input to output voltage differential:

$$P_D \approx (VIN - VOUT) \bullet I_O$$

The absolute worst-case dissipation is given by:

$$P_{D(MAX)} = (VIN_{(MAX)} - VOUT_{(MIN)}) \bullet I_{O(MAX)} + VIN_{(MAX)} \bullet I_{O(MAX)}$$

For a typical scenario, V_{IN} = 3.3V ± 5%, V_{OUT} = 2.8V and I_{O} = 1A, therefore:

$$V_{IN(MAX)}$$
 = 3.465V, $V_{OUT(MIN)}$ = 2.744V and $I_{Q(MAX)}$ = 1.75mA,

Thus
$$P_{D(MAX)} = .722W$$
.


Using this figure, and assuming $T_{A(MAX)} = 70\,^{\circ}$ C, we can calculate the maximum thermal impedance allowable to maintain $T_{_{1}} \le 150\,^{\circ}$ C:

$$R_{\text{TH(J-A)(MAX)}} = \frac{\left(T_{\text{J(MAX)}} - T_{\text{A(MAX)}}\right)}{P_{\text{DMAX}}} = \frac{\left(150 - 70\right)}{.722} = 110^{\circ}\text{C/W}$$

This should be achievable for the SOIC-8-EDP package using PCB copper area to aid in conducting the heat away, such as one square inch of copper connected to the ground pins of the device. Internal ground/power planes and air flow will also assist in removing heat. For higher ambient temperatures it may be necessary to use additional copper area.



Outline Drawing - SOIC-8-EDP-2




NOTES:

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
- 2. DATUMS -A- AND -B- TO BE DETERMINED AT DATUM PLANE -H-
- 3. DIMENSIONS "E1" AND "D" DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 4. REFERENCE JEDEC STD MS-012, VARIATION BA.



Land Pattern - SOIC-8-EDP-2



SOLDER MASK

	DIMENSIONS					
DIM	INCHES	MILLIMETERS				
С	(.205)	(5.20)				
D	.134	3.40				
E	.201	5.10				
F	.101	2.56				
G	.118	3.00				
Р	.050	1.27				
X	.024	0.60				
Υ	.087	2.20				
Z	.291	7.40				

NOTES:

- THIS LAND PATTERN IS FOR REFERENCE PURPOSES ONLY. CONSULT YOUR MANUFACTURING GROUP TO ENSURE YOUR COMPANY'S MANUFACTURING GUIDELINES ARE MET.
- 2. REFERENCE IPC-SM-782A, RLP NO. 300A.
- 3. THERMAL VIAS IN THE LAND PATTERN OF THE EXPOSED PAD SHALL BE CONNECTED TO A SYSTEM GROUND PLANE. FAILURE TO DO SO MAY COMPROMISE THE THERMAL AND/OR FUNCTIONAL PERFORMANCE OF THE DEVICE.

Contact Information

Semtech Corporation Power Management Products Division 200 Flynn Road, Camarillo, CA 93012 Phone: (805)498-2111 FAX (805)498-3804